This paper presents a third-order transfer function to model the settling response of the Miller operational amplifier. The amplifier was simulated (spice) and designed according to design rules of a standard 1.5μm CMOS fabrication process. The proposed mathematical model -based on design parameters under the designer's control-is the best settling approach reported up to now.
INTRODUCTION
The Miller operational amplifier, also called opamp, is one of the most important basic blocks for analog signal processing. Filtering applications, A/D and D/A converters, S-H circuits and ΣΔ modulators are some examples of the opamp-based analog applications signal processing. These applications generally correspond to the time domain and that is the reason why time-based modeling was developed as a research field some decades ago. Modeling is important because it constitutes a design tool in the designer's activity. Hence, designers can optimize their design by incorporating additional design parameters or, alternatively, by adding worst case analysis. Once the whole design satisfies given specs, the fabrication of the system is commonly approved. The design process based on modeling is a low-cost activity and widely recommended due to its simplicity. Fig. 1 shows the CMOS-type Miller opamp, which is composed by a differential input stage and an output gain stage. Here, physical and electrical characteristics of the input transistors are matched (M n1 and M n2 ). By assuming the linear current-voltage characteristic of the MOS transistor, it is easy to demonstrate that the output voltage of the opamp is given by 
PROBLEM DEFINITION
In this result, [g m ]=S and [g ds ]=S are basic parameters of the MOS transistor [1] . Fig. 1 shows an intrinsic pole ω p1 that is due to the parasitic C p1 and also to g mp3 . Thus, (1) is a valid model if and only if the condition⏐s⏐<g mp3 /C p1 is satisfied. On the other hand, ω 1 is the pole of the input stage given by (g dsp4 +g dsn2 )/C 1 , while the output pole given by
depends on both the output load (C 2 ) and the whole output conductance(g dsn7 +g dsp6 ). From the point of view of circuit analysis, Fig. 2a is a lumped circuit that models accurately to (1) . That fact explains why several authors have used that circuit to analyze the settling performance of the Miller opamp. However, the circuit actually models in high percentage just to the non-compensated Opamp. In practice, even when compensation criteria are satisfied, the circuit shown in Fig. 2a does not model accurately the corresponding opamp's performance. Thus, in this paper we demonstrate that an equivalent third-order model not only matches the spice simulation of the lumped equivalent circuit, but also matches the response obtained from spice simulation of the compensated Miller opamp at transistor level o , it is well known that stability is satisfied for those cases where the opamp is used in closed-loop configurations; otherwise, it must be correctly compensated. By adding a capacitor (C c ) between both stages, stability would be obtained because the low-frequency pole is moved towards lower frequencies; that procedure is also called the split-pole technique. Applying KCL to the circuit shown in Fig. 2b , we found that the transfer function is given by
From this result we can see a zero, which certainly affects the frequency response of the opamp; that is visualized by measuring the margin phase at the 0-db frequency. In order to eliminate the zero effect, a resistor (R z ) is series connected with C c . Table 1 shows the width of the transistor for each MOS device (see Fig. 1 ), where the length for all devices is L=3μm. Other useful design parameters are also presented in the same table. Taken into account the equivalent circuit shown in Fig. 2c , we found that the transfer function is given by 
where the zero is certainly eliminated by proposing R z =1/g m,p6 is proposed. Once the stability is obtained, some authors postulate that a second-order model, equivalent to (1), is a sufficient representation to model the compensated opamp for small-signal linear analysis. Such an approach is not a correct one because, as we can see in (5), the system is actually a third-order model. In fact, the zero effect does not appear any more but R z plays an important role in the transfer function, where we are assuming that the denominator is modeled by D(s)=s 
SETTLING ANALYSIS
In order to determine the conditions for a suitable settling analysis, the lumped circuit shown in Fig. 2c mathematically modeled by (5)-will be analyzed. The root locus analysis indicates that the dominant pole, ω 1 , remains almost in the same position as indicated by (1) . That is true because that pole is the function of both the Miller capacitance C m and the resistor R 1 :
On the other hand, Table 2 shows the value of each singularity, while Fig. 3 illustrates spice results. As we can see, there is a frequency f max in which the third-order model fits suitably to the transistor-based response obtained from spice simulations. The advantage of this graphical comparison is that fitting includes the opamp entire frequency range, i.e. from DC to the 0dB gain frequency. The latter will be also useful to show the capabilities of the proposed model. Thus, the time response of the compensated Miller opamp is obtained with the help of the following model: Figure 3 . Spice results of the circuits shown in Fig. 2b where the constants are calculated from initial conditions. In order to analyze the settling response, in the following the opamp is used in a follower configuration. During the slewing period, the input stage is current limited, which means that the loop works as an open circuit; this period is modeled by (5). Next, by applying the properties of convolution it is possible to deduce, from (5), the following differential equation: where C i are constants that are obtained also from initial conditions, while p i are the poles of the system. In this way, poles can be found by solving the following characteristic equation:
By knowing the poles' values, the general solution is calculated once the step signal is fully described:
where V step is the step magnitude, and T min =1/f 0dB is the time in which the step signal reaches its final value. Then, since the system's singularities are generally of the following class:
it is simple to verify that the complementary solution follows
Since the input signal presents a linear characteristic, see (12), the particular solution must be a firstorder solution, or equivalently
In order to obtain the particular solution (15) must be substituted in (9) where A i (i=1, 2, 3) are calculated from initial conditions as well:
Furthermore, for t≥T min the input signal is V min , and the particular solution would be a constant. By assuming v c (t)=D 2 , it results that
and the general solution for t≥T min follows
where B i (i=1, 2, 3) are function of initial conditions that are associated to the time between both time periods, i.e. t=T min .
RESULTS
Basic data that define the singularities are σ=-3.5×10 9 rad/s, α=-7.2×10 7 rad/s and β=-1.2×10 8 rad/s, while small-signal parameters of the opamp are given in Table 3 . In this design, the current bias of the differential stage is I BIAS,1 = 284μA, whereas the output stage drives a current I BIAS,2 = 142μA. Since the 0dB frequency is approximately 10MHz, the rise time of the input voltage (step signal) is of the order of 100ns. Fig. 4a shows a comparison between the proposed third mathematical model and the transistor level spice simulation. It is clear that the mathematical model fits correctly the spice response. Even more, by changing the rise time of the input signal to 50ns, it is easy to verify that the mathetical model's response corresponds to that obtained from simulation, i.e. both curves present the same settling time value. However, a small difference during the slewing period appears in both responses, fortunately even when the third-order mathematical model presents an overshot, it does not affect the whole settling response (see Fig. 4b ). 
CONCLUSIONS
In this paper, basic network analysis was used to propose a third-order transfer function as a suitable design approach to model the time response of the compensated Miller operational amplifier. The amplifier was designed according to design rules of a standard 1.5μm CMOS fabrication process, and simulated with the help of the transistor model (LEVEL=3) given by the manufacturer. Simulation results based on both transistor level design and its lumped equivalent circuit correspond to the response of the third-order model which makes of this proposal a suitable design tool not only for the IC designer, but also for the beginner. The results obtained from this proposal correspond to the best settling model reported up to now [2] , [3] .
